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ABSTRACT: In this paper a 1.2V 32-bit carry 
lookahead adder is proposed for high speed, low 
voltage applications. The proposed new 32-bit 
adder uses Non-full Voltage Swing 
True-Single-phase- Clocking Logic (NSTSPC) to 
implement the proposed carry lookahead adder. 
Because the internal node of NSTSPC was 
non-full swing, its operation speed would be 
higher than the conventional TSPC. Moreover, the 
supply voltage for the new adder is 1.2V, thus the 
power dissipation would also be reduced. The 
32-bit CLA adder using 0.35um 1P4M CMOS 
technology with 1.2V power supply could be 
operated on 5OOMHz clock frequency. 
1. INTRODUCTION 
Addition is a fundamental arithmetical 
operation in almost any kind of processor, and 
improving the efficiency of addition is a 
continuously attractive research topic. High-speed 
adder architectures include the carry-lookahead 
adder [ 11-[5], carry-skip adder [6]-[8], carry-select 
adder [9], conditional sum adder [lo], and 
combinations of these basic structures. A recent 
comparison among these adders showed that the 
CLA adder is the fastest, and requires the least 
hardware [ 121. 
The CLA algorithm was first introduced by 
Weinberger and Smith [l], and several variants 
have been developed. Brent and Kung [2] opened 
the way to a class of carry-lookahead adders based 
on a binary-tree structure. In their suggested 
architecture, however, 2(log2n-1) logic levels were 
required. Shortening the critical path is the most 
common way to reduce the propagation time. 
Therefore we use a scheme built with an 
extremely compact array of cells, each 
implementing the ‘‘0” operator [ 131. Its critical 
path down to log2n logical levels while keeping 
the fan-out down to 2 for each cell as shown in 
figure 1. In this paper a 32-bit CLA is proposed 
for high speed and IOW power applications. Since 
the speed of a CLA adder mainly depends on the 
speed of carry propagation chain. In order to speed 
up the generation of the carry chain and hope low 
power, a low voltage dynamic logic, the Non-full 
Voltage Swing True - Single - Phase - Clocking 
Logic[l4] was used to implement the high speed 
low power CLA adder. The internal node of the 
NSTSPC was non-full voltage swing generation, 
its speed is higher than the conventional TSPC 
logic. 
This paper was structured as follows: Section 
I1 discusses Non-full Voltage Swing True- Single- 
Phase-Clocking Logic (NSTSPC) and compare 
with conventional TSPC. Section I11 simulates the 
CLA using the NSTSPC. Section IV is 
Conclusions. 
2. THE SCHEMATIC AND OPE- 
RATING PRINCIPLE OF 
THE NSTSPC 
The schematic diagram of the non-full swing 
TSPC (NSTSPC) circuit is shown in figure 2. The 
logic circuit contains two parts: (1) non-full 
voltage swing NMOS dynamic logic gate; and (2) 
N-type latch. The non-full voltage swing NMOS 
dynamic logic gate performs the logic function. 
The N-type latch senses the output signal of 
NMOS logic gate and holds output data at node 
OUT during the precharge phase. The operating 
principle of the NSTSPC circuit is shown as 
follow: 
2.1 The Precharge/Hold Phase (CK = 0) 
When the clock signal CK is low, the 
NSTSPC circuit is operated in the prechargedhold 
phase. The node net2 is charged to full voltage 
VDD and the signal of node netl is non-full swing. 
The voltage of node netl is 
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Where Vt,  is the threshold voltage of NMOS 
transistor NI and the node netl is precharged to 
0.55V for 1.2V supply voltage. The PMOS 
transistor P2 will be turned off by the voltage 
V(net1) of the node netl at 
The turned-on voltage, VDD-JVtpJ, of the PMOS 
transistor P2 is under 0.45V. Therefore, the data of 
previous state is held by the N-type latch at node 
out. 
2.2 The Evaluation Phase (CK = 1) 
When the clock signal CK is high, the 
NSTSPC circuit is operated in the evaluation 
phase. Based upon the input signals, the NSTSPC 
circuit has two different evaluation results, 
evaluation-low operation and evaluation-high 
operation. They are shown as follow: 
2.2.1 Evaluation-Low Operation: 
If NMOS transistor Ql is turned off by the 
input signal IN during the evaluation phase, the 
node net2 is kept in high. It can turn on NMOS 
transistor Q2 to discharge the output node voltage. 
The node A is bootstrapped by the PMOS 
transistor PI and the voltage is 
Where AV is the bootstrapped voltage of the 
PMOS transistor PI generated by  the clock 
signal CK. Thus the voltage of the node netl 
is also bootstrapped to 
V(net1) = VDD ~ Vt, + A V  (4) 
This voltage is high enough to turn off the PMOS 
transistor P2. 
2.2.2 Evaluation-High Operation: 
If NMOS transistor Ql is turned on by the 
input signal IN during the evaluation phase, the 
voltage V(net1) of the node netl and the voltage 
V(net2) of the node net2 are discharged to Vss. 
Because the highest voltage of node net1 is VDD- 
V,, during the previous precharge phase, the 
discharging time of the node netl is fast than the 
time of the node net2. The NMOS transistor Q2 is 
turned off until the V(net2) is below 0.65V. Thus 
the PMOS transistor P2 is turned on to change the 
output node out to 1.2V quickly. 
3. CIRCUIT STRUCTURE AND 
SIMULATION OF CLA 
3.1. CLA Structure 
As shown in figure1 the 32-bit CLA has 
parallel structure. The key element of the 
32-bit CLA was “0” operator. The “0” 
operator algorithm was shown as follows: 
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g= a*b p= a@b if a ,  b were input signal (6) 7 VDD 
The white cells “0” were identical to the black 
ones as shown in Fig.1, but are only used as 
buffers in order to make the signal propagation 
uniform across the adder. Each black cell is the 
‘‘0’’ operator and the various circuits of the black 
cell were shown in Fig.3 to Fig.6. By using the 
N-P dynamic logic blocks, the 32-bit adder can be 
implemented as a pipelining structure. 
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3.2. CLA Cells Simulation Results 
Figure 3 shows the N-block NSTSPC circuit 
for the CLA cell. Figure 4 shows the conventional 
N-block TSPC circuit for the CLA cell. Figure 6 
and Figure 7 show the P-block CLA cells. The 
HSPICE simulation waveforms of the N-block 
NSTSPC CLA cell and TSPC CLA cell are show 
in Figure 7. It shows the comparison results of 
operation speed of the NSTSPC is fast that than 
the TSPC. The speed simulation waveform of the 
P-block CLA cells are shown in Figure 8. The 
NSTSPC also kept the speed advantage. 
Fig.7 The simulation of NSTSPC and TSPC 
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3.3.32-bit CLA Simulation Results 5. REFERENCES 
As mentioned earlier, the CLA cells were 
used to implement the “0” operator in the 32-bit 
CLA. In order to make the carry propagation chain 
have the critical delay path, we input the pipeline 
signal (A31 A30 A29 . . . AI Ao) + ( B31 B ~ o  B29 . . . BI 
Bo ) as follows: (000 ... 00 )+ (111 ... 11) and 
(111 ... 11) + (000 ... 01). The 32-bit CLA adder 
using 0.35um 1P4M CMOS technology with 1.2V 
power supply. Due the CLA cells operation speed 
comparison results show the NSTSPC circuit has 
the speed advantage over the TSPC circuit. The 
NSTSPC 32-bit CLA adder could be operated on 
5OOMHz clock frequency with 1.2V power supply 
and the conventional TSPC-adder couldn’t operate 
on 5OOMHz. It was just about 333MHz. The 
maximum operation frequency and power 
dissipation comparison results are shown in Table 
I, and the power is dissipated under maximum 
operation frequency. Note that the normalized 
Power / Max. freq. are also given. It shows that 
the NSTSPC has fewer power dissipation under 
same operation frequency. 
4. CONCLUSIONS 
In this paper, the low-voltage and high-speed 
NSTSPC 32-bit CLA was designed and analyzed. 
The internal delay and dynamic power dissipation 
would be reduced by non-full voltage swing 
scheme. Based upon the HSPICE simulation result, 
the NSTSPC 32-bit CLA has the speed and power 
dissipation advantages over the conventional 
TSPC 32-bit adder. Thus the new adder is suitable 
for lower power high-speed applications. 
Max. freo. 
Table I. The comparison of power and max- imum 
frequency 
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